

FILE EAST - [Untitled1:1]
File View Edit Tools Window Help

Drafts

Pending

Active

- L1: (266) (frame adj1 memory) with divid\$3 with (section\$1 or area\$1)
- L2: (104) 1 same (read\$3 or writ\$3)
- L3: (2916) (memory or SDRAM) with bank\$1 with writ\$3 with read\$3
- L4: (221) 3 same independently

Failed

Saved

Favorites

Tagged (0)

UDC

Queue

Trash

Search

USPAT:US:R01:ERO:JPO:DERVENT:RML:TOP

Default operator: OR

3 same independently

7/22/03

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Retrieval Cl	Inventor	S	G	P	3	
94	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6304501 B1	20011016		Semiconductor memory device having a large band width and allo	365/200	365/230.03		Ooishi, Tsukasa	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
95	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6304500 B1	20011016		Integrated circuit memory devices having data input and out	365/200	365/230.03; 365/63		Kyung, Kye-hyun et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
96	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6295596 B1	20010925	19	Data reproducing apparatus	714/762			Hirabayashi, Masayuki et al	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
97	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6272056 B1	20010807	67	Semiconductor memory device capable of implementing a redun	365/200	365/230.03; 365/230.08		Ooishi, Tsukasa	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
98	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6262923 B1	20010717	36	Semiconductor memory device with redundancy function	365/200	365/222; 365/225.7		Fujita, Mamoru	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
99	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6256255 B1	20010703	13	Multi-bank memory input/output line selection	365/230.03	365/230.04; 365/230.06		Keeth, Brent et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
100	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6246614 B1	20010612	50	Clock synchronous semiconductor memory device h	365/191	365/194; 365/230.03		Ooishi, Tsukasa	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
101	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6236616 B1	20010522	17	Semiconductor memory device having data input/output line shar	365/230.03	365/189.02		Kim, Su-a et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
102	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6209056 B1	20010327	10	Semiconductor memory device having a plurality of bank sections	711/5	365/230.03; 365/230.06		Suh, Jung Won	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
103	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6208556 B1	20010327	29	Address transition detect timing architecture for a simultaneous o	365/185.11			Akaogi, Takao et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
104	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6208547 B1	20010327	73	Memory circuit/logic circuit integrated device capable of red	365/51	257/E27.097; 365/63		Ooishi, Tsukasa.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Ready

NUM